
HIGH-SPEED 3.3V 128/64/32K x 36 **ASYNCHRONOUS DUAL-PORT** STATIC RAM

IDT70V659/58/57S

Features

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed access
 - Commercial: 10/12/15ns (max.)
 - Industrial: 12/15ns (max.)
- Dual chip enables allow for depth expansion without external logic
- IDT70V659/58/57 easily expands data bus width to 72 bits or more using the Master/Slave select when cascading more than one device
- M/S = VIH for BUSY output flag on Master, $M/\overline{S} = VIL$ for \overline{BUSY} input on Slave
- **Busy and Interrupt Flags**
- On-chip port arbitration logic

- ٠ Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port ٠
- ٠ Separate byte controls for multiplexed bus and bus matching compatibility
- Supports JTAG features compliant to IEEE 1149.1
- LVTTL-compatible, single 3.3V (±150mV) power supply for core
- ٠ LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV) power supply for I/Os and control signals on each port
- ٠ Available in a 208-pin Plastic Quad Flatpack, 208-ball fine pitch Ball Grid Array, and 256-ball Ball Grid Array
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information



NOTES:

- 1. A16 is a NC for IDT70V658. Also, Addresses A16 and A15 are NC's for IDT70V657.
- BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH). 2.
- BUSY and INT are non-tri-state totem-pole outputs (push-pull). 3.

OCTOBER 2008

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM

Description


The IDT70V659/58/57 is a high-speed 128/64/32K x 36 Asynchronous Dual-Port Static RAM. The IDT70V659/58/57 is designed to be used as a stand-alone 4/2/1Mbit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 72-bit-or-more word system. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 72-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either \overline{CE} 0 or CE1) permit the on-chip circuitry of each port to enter a very low standby power mode.

The 70V659/58/57 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controlled by the OPT pins. The power supply for the core of the device (VDD) remains at 3.3V.

Pin Configurations^(3,4,5,6,7,8)



- 1. Pin is a NC for IDT70V658 and IDT70V657.
- 2. Pin is a NC for IDT70V657.
- 3. All VDD pins must be connected to 3.3V power supply.
- 4. All VDDD pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (3.3V) and 2.5V if OPT pin for that port is set to Vss (0V).
- 5. All Vss pins must be connected to ground.
- 6. Package body is approximately 28mm x 28mm x 3.5mm.
- 7. This package code is used to reference the package diagram.
- 8. This text does not indicate orientation of the actual part-marking.

03/19/04

Pin Configurations^(3,4,5,6,7,8) (con't.)

70V659**/**58/5**7**BC BC-256⁽⁷⁾

256-Pin BGA Top View⁽⁸⁾

| 03/19/04 | | | | | | | | | | | | | | | |
|----------|---------------|---------------|---------------------|---------------------|---------------|---------------|---------------|---------------|----------------|-------|-------|-------|----------------|--------|----------------|
| A1 | ^{A2} | A3 | A4 | A5 | A6 | A7 | A8 | A9 | A10 | a11 | A12 | A13 | A14 | A15 | A16 |
| NC | TDI | NC | NC | A14L | A11L | A8L | BE2L | CE1L | OEL | ĪNT∟ | A5L | A2L | A0L | NC | NC |
| в1 | B2 | ^{B3} | ^{B4} | в5 | B6 | B7 | B8 | B9 | ^{B10} | B11 | B12 | B13 | ^{B14} | в15 | B16 |
| I/O18L | NC | TDO | NC | А15L ⁽²⁾ | A12L | A9L | BE3L | CEOL | R/WL | NC | A4L | A1L | NC | I/O17L | NC |
| C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | C11 | C12 | C13 | ^{C14} | C15 | C16 |
| I/O18R | I/O19L | Vss | A16L ⁽¹⁾ | A13L | A10L | A7L | BE1L | BEOL | SEM∟ | BUSYL | A6L | A3L | OPT∟ | I/O17R | I/O16L |
| D1 | d2 | d3 | d4 | d5 | d6 | d7 | d8 | d9 | d10 | d11 | d12 | D13 | D14 | - | D16 |
| I/O20R | I/O19r | I/O20L | Vdd | Vddql | Vddql | Vddqr | Vddqr | Vddql | Vddql | Vddqr | Vddqr | Vdd | I/O15R | | I/O16R |
| e1 | e2 | e3 | e4 | e5 | e6 | ^{E7} | ^{E8} | ^{E9} | E10 | e11 | e12 | e13 | е14 | E15 | E16 |
| I/O21r | I/O21l | I/O22L | Vddql | Vdd | Vdd | Vss | Vss | Vss | Vss | Vdd | Vdd | Vddqr | I/O13L | I/O14L | I/O14R |
| f1 | f2 | f3 | f4 | f5 | ^{F6} | F7 | ^{F8} | ^{F9} | ^{F10} | F11 | f12 | f13 | F14 | f15 | F16 |
| I/O23L | I/O22R | I/O23R | Vddql | Vdd | Vss | Vss | Vss | Vss | Vss | Vss | Vdd | Vddqr | I/O12R | I/O13R | I/O12L |
| G1 | g2 | G3 | g4 | G5 | _{G6} | G7 | G8 | ^{G9} | G10 | G11 | G12 | g13 | G14 | G15 | G16 |
| I/O24R | I/O24L | I/O25L | Vddqr | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vddql | I/O10L | I/O11L | I/O11R |
| h1 | h2 | H3 | h4 | H5 | H6 | H7 | H8 | H9 | H10 | H11 | H12 | h13 | h14 | - | h16 |
| I/O26l | I/O25r | I/O26R | Vddqr | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vddql | I/O9r | | I/O10r |
| J1 | j2 | j3 | j4 | ^{J5} | _{J6} | J7 | _{J8} | ^{J9} | ^{J10} | J11 | J12 | j13 | J14 | j15 | J16 |
| I/O27L | I/O28R | I/O27R | Vddql | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vddqr | I/O8r | I/O7r | I/O8∟ |
| k1 | к2 | k3 | k4 | K5 | K6 | K7 | ка | кэ | K10 | K11 | к12 | k13 | k14 | K15 | к16 |
| I/O29R | I/O29L | I/O28l | Vddql | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vddqr | I/O6r | I/O6L | I/O7l |
| l1 | l2 | l3 | l4 | l5 | L6 | L7 | L8 | L9 | L10 | L11 | l12 | l13 | l14 | l15 | l16 |
| I/O30l | I/O31R | I/O30R | Vddqr | Vdd | Vss | Vss | Vss | Vss | Vss | Vss | Vdd | Vddql | I/O5l | I/O4r | I/O5r |
| m1 | m2 | m3 | ^{m4} | m5 | M6 | M7 | ^{M8} | M9 | M10 | M11 | M12 | m13 | m14 | m15 | ^{M16} |
| I/O32R | I/O32L | I/O31l | Vddqr | Vdd | Vdd | Vss | Vss | Vss | Vss | Vdd | Vdd | Vddql | I/O3r | I/O3l | I/O4L |
| n1 | n2 | n3 | N4 | n5 | n6 | n7 | n8 | n9 | n10 | | n12 | N13 | n14 | n15 | n16 |
| I/O33l | I/O34r | I/O33r | Vdd | Vddqr | Vddqr | Vddql | Vddql | Vddqr | Vddqr | | Vddql | Vdd | I/O2l | I/O1r | I/O2r |
| p1 | p2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | ^{P10} | p11 | P12 | р13 | P14 | P15 | P16 |
| I/O35r | I/O34L | TMS | A16R ⁽¹⁾ | A13R | A10R | A7R | BE1R | BE0R | SEMr | BUSYr | A6R | Азк | I/Ool | I/O0R | I/O1L |
| r1 | R2 | ^{R3} | ^{R4} | R5 | R6 | r7 | r8 | R9 | ^{R10} | R11 | R12 | R13 | ^{R14} | R15 | R16 |
| I/O35l | NC | TRST | NC | A15R ⁽²⁾ | A12R | A9r | BE3r | CE0R | R/WR | M/S | A4R | A1R | OPTr | NC | NC |
| T1 | T2 | тз | T4 | t5 | t6 | t7 | t8 | ^{T9} | T10 | t11 | t12 | t13 | t14 | T15 | T16 |
| NC | TCK | NC | NC | A14r | A11r | A8r | BE2r | CE1r | OEr | INTr | A5r | A2r | Aor | NC | NC |

4869 drw 02c

NOTES:

1. Pin is a NC for IDT70V658 and IDT70V657.

- 2. Pin is a NC for IDT70V657.
- 3. All VDD pins must be connected to 3.3V power supply.
- 4. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (3.3V), and 2.5V if OPT pin for that port is set to Vss (0V).
- 5. All Vss pins must be connected to ground supply.
- 6. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 7. This package code is used to reference the package diagram.
- 8. This text does not indicate orientation of the actual part-marking.

Pin Configuration^(3,4,5,6,7,8) (con't.)

| | 03/19/0 1 | ⁰⁴ 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | |
|---|---------------------|--------------------|-----------------|---------|---------------------|--|------|------|--------------|-----|--------------|--------|--------|--------|--------|--------|-------------------|---|
| А | I/O19L | I/O18L | Vss | TDO | NC | A16L ⁽¹⁾ | A12L | AsL | BE 1L | VDD | SEML | ĪNTL | A4L | Aol | OPT∟ | I/O17L | Vss | А |
| В | I/O _{20R} | Vss | I/O18R | TDI | NC | A13L | A9L | BE2L | CE oL | Vss | BUSYL | A5∟ | A1L | Vss | Vddqr | I/O16L | I/O15R | В |
| С | VDDQL | I/O19R | Vddqr | Vdd | NC | IC A14L A10L BE3L CE1L Vss RWL A6L A2L | | | | | | | | VDD | I/O16R | I/O15L | Vss | с |
| D | VO22L | Vss | I/ O 21L | I/O20L | A15L ⁽²⁾ | 5L ⁽²⁾ A11L A7L BEOL VDD OEL NC A3L VDD | | | | | | | | I/O17R | VDDQL | I/O14L | I/O14R | D |
| Е | I/O23L | I/O22R | Vddqr | I/O21 R | | - | | | • | - | | | | I/O12L | I/O13R | Vss | I/O13L | Е |
| F | Vddql | I/O23R | VO24L VSS | | | | | | | | Vss | I/O12R | I/O11L | Vddqr | F | | | |
| G | I/O26L | Vss | VO25L | I/O24R | | | | | | | | | | I/O9L | VDDQL | I/O10L | I/O11R | G |
| Н | VDD | I/O26R | Vddqr | I/O25R | | 70V659/58/57BF BF-208 ⁽⁷⁾ | | | | | | | | VDD | I/O9R | Vss | I/O10R | н |
| J | VDDQL | Vdd | Vss | Vss | | | | 208 | 8-Ball | BGA | ۱. | | | Vss | Vdd | Vss | Vddqr | J |
| К | I/O28R | Vss | I/O27r | Vss | | | | | op Vie | - | - | | | I/O7R | Vddql | I/08R | Vss | к |
| L | I/O29R | I/O28L | Vddqr | I/O27L | | | | | | | | | | I/O6R | I/O7L | Vss | I/O _{8L} | L |
| М | Vddql | I/O29L | I/O30R | Vss | • | | | | | | | | | Vss | I/O6L | I/O5r | Vddqr | М |
| Ν | I/O31L | Vss | I/O31R | I/O30L | | | | | | | | | | I/O3r | Vddql | I/O4r | I/O5L | Ν |
| Ρ | I/O32R | I/O32L | Vddqr | I/O35R | TRST | A16R ⁽¹⁾ | A12R | Asr | BE 1R | Vdd | SEM R | ĪNTr | A4R | I/O2L | I/O3L | Vss | I/O4L | Р |
| R | Vss | I/O33L | I/O34 R | тск | NC | A13R | A9R | BE2R | CEör | Vss | BUSYR | Asr | A1R | Vss | VDDQL | I/O1r | VDDQR | R |
| Т | I/O33R | I/O34L | Vddql | TMS | NC | A14R | A10R | БЕзк | CE1R | Vss | R/Wr | Agr | A2R | Vss | I/Oor | Vss | I/O2R | т |
| U | Vss | I/O35L | Vdd | NC | A15R ⁽²⁾ | A11R | A7R | BEOR | VDD | ŌĒr | M/S | A3R | Aor | Vdd | OPTR | I/Ool | I/O1L | U |
| | L | | | | | | | • | | | • | | | | | 4869 | drw 02b | |

- 1. Pin is a NC for IDT70V658 and IDT70V657.
- 2. Pin is a NC for IDT70V657.
- 3. All VDD pins must be connected to 3.3V power supply.
- 4. All VDDO pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (3.3V) and 2.5V if OPT pin for that port is set to Vss (OV).
- 5. All Vss pins must be connected to ground.
- 6. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- 7. This package code is used to reference the package diagram.
- 8. This text does not indicate orientation of the actual part-marking.

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Pin Names

| Left Port | Right Port | Names | | | | |
|---------------------------|---------------------------------|---|--|--|--|--|
| CEOL, CE1L | $\overline{\text{CE}}$ OR, CE1R | Chip Enables - (Input) | | | | |
| R/WL | R/Wr | Read/Write Enable - (Input) | | | | |
| ŌĒL | ŌĒr | Output Enable - (Input) | | | | |
| Aol - A16L ⁽³⁾ | Aor - A16r ⁽³⁾ | Address - (Input) | | | | |
| 1/Ool - 1/O35L | I/Oor - I/O35r | Data Input/Output | | | | |
| SEML | SEM R | Semaphore Enable - (Input) | | | | |
| ĪNTL | INT R | Interrupt Flag - (Output) | | | | |
| BUSYL | BUSYR | Busy Flag - (Output) ⁽⁴⁾ | | | | |
| BEOL - BE3L | BEOR - BE3R | Byte Enables (9-bit bytes) - (Input) | | | | |
| VDDQL | Vddqr | Power (I/O Bus) (3.3V or 2.5V) - (Input) ⁽¹⁾ | | | | |
| OPTL | OPTR | Option for selecting VDDax - $(Input)^{(1,2)}$ | | | | |
| N | NS | Master or Slave Select - (Input) | | | | |
| V | DD | Power (3.3V) - (Input) ⁽¹⁾ | | | | |
| V | SS | Ground (0V) - (Input) | | | | |
| Т | DI | Test Data Input | | | | |
| Π | DO | Test Data Output | | | | |
| T | СК | Test Logic Clock (10MHz) | | | | |
| T | MS | Test Mode Select | | | | |
| TR | RST | Reset (Initialize TAP Controller) | | | | |

4869 tbl 01

- 1. VDD, OPTx, and VDDox must be set to appropriate operating levels prior to applying inputs on I/Ox.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDD0x must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and controls will operate at 2.5V levels and VDD0x must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- Addresses A16x is a NC for IDT70V658. Also, Addresses A16x and A15x are NC's for IDT70V657.
- 4. $\overline{\text{BUSY}}$ is an input as a slave (M/ $\overline{\text{S}}$ = VIL).

| | 0V659 -Speed | | | /32K x | 36 As | ynchro | onous | Dual-P | ort Static | RAM | Inc | lustrial an | d Commercial Temperature Ranges |
|-----|-----------------|-----|------|-------------|-------|-------------|-------------|--------|--------------------|--------------------|----------------------|------------------|---------------------------------|
| Tru | th T | abl | e I– | -Re | ad/\ | Nrit | ea | nd E | inable | e Cont | rol ^(1,2) |) | |
| ŌE | SEM | Ē€ | CE1 | BE 3 | BE2 | BE 1 | BE 0 | R/W | Byte 3 I/O27-35 | Byte 2 I/O18-26 | Byte 1 I/O9-17 | Byte 0 I/Oo-8 | MODE |
| Х | Н | Н | Х | Х | Х | Х | Х | Х | High-Z | High-Z | High-Z | High-Z | Deselected-Power Down |
| Х | Н | Х | L | Х | Х | Х | Х | Х | High-Z | High-Z | High-Z | High-Z | Deselected-Power Down |
| Х | Н | L | Н | Н | Н | Н | Н | х | High-Z | High-Z | High-Z | High-Z | All Bytes Deselected |
| Х | Н | L | Н | Н | Н | Н | L | L | High-Z | High-Z | High-Z | Din | Write to Byte 0 Only |
| Х | Н | L | Н | Н | Н | L | Н | L | High-Z | High-Z | Din | High-Z | Write to Byte 1 Only |
| Х | Н | L | Н | Н | L | Н | Н | L | High-Z | Din | High-Z | High-Z | Write to Byte 2 Only |
| Х | Н | L | Н | L | Н | Н | Н | L | Din | High-Z | High-Z | High-Z | Write to Byte 3 Only |
| Х | Н | L | Н | Н | Н | L | L | L | High-Z | High-Z | Din | Din | Write to Lower 2 Bytes Only |
| Х | Н | L | Н | L | L | Н | Н | L | Din | Din | High-Z | High-Z | Write to Upper 2 bytes Only |
| Х | Н | L | Н | L | L | L | L | L | Din | Din | Din | Din | Write to All Bytes |
| L | Н | L | Н | Н | Н | Н | L | Н | High-Z | High-Z | High-Z | Dout | Read Byte 0 Only |
| L | Н | L | Н | Н | Н | L | Н | Н | High-Z | High-Z | Dout | High-Z | Read Byte 1 Only |
| L | Н | L | Н | Н | L | Н | Н | Н | High-Z | Dout | High-Z | High-Z | Read Byte 2 Only |
| L | Н | L | Н | L | Н | Н | Н | Н | Dout | High-Z | High-Z | High-Z | Read Byte 3 Only |
| L | Н | L | Н | Н | Н | L | L | Н | High-Z | High-Z | Dout | Dout | Read Lower 2 Bytes Only |
| L | Н | L | Н | L | L | Н | Н | Н | Dout | Dout | High-Z | High-Z | Read Upper 2 Bytes Only |
| L | Н | L | Н | L | L | L | L | Н | Dout | Dout | Dout | Dout | Read All Bytes |
| Н | Η | L | Н | L | L | L | L | Х | High-Z | High-Z | High-Z | High-Z | Outputs Disabled |

4869 tbl 02

4869 tbl 03

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Truth Table II - Semaphore Read/Write Control⁽¹⁾

| | | | Inp | uts ⁽¹⁾ | | | | Out | puts | |
|-------------------|-----|----|-------------|--------------------|-------------|-----|-----|-------------------|------|--|
| CE ⁽²⁾ | R/W | ŌĒ | BE ₃ | BE 2 | BE 1 | BE₀ | SEM | I/O1-35 I/O0 | | Mode |
| Н | Н | L | L | L | L | L | L | DATAout DATAout R | | Read Data in Semaphore Flag ⁽³⁾ |
| Н | Ŷ | Х | Х | Х | Х | L | L | X DATAN | | Write I/Oo into Semaphore Flag |
| L | Х | Х | Х | Х | Х | Х | L | | | Not Allowed |

NOTES:

1. There are eight semaphore flags written to I/Oo and read from all the I/Os (I/Oo-I/O35). These eight semaphore flags are addressed by Ao-A2.

2. $\overline{CE} = L$ occurs when $\overline{CE}_0 = V_{IL}$ and $CE_1 = V_{IH}$.

3. Each byte is controlled by the respective \overline{BEn} . To read data $\overline{BEn} = VIL$.

IDT70V659/58/57S High-Speed 3 3V 128/64/32K x 36 Asy

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM Industria

Industrial and Commercial Temperature Ranges

4869 tbl 07

Recommended DC Operating Conditions with VDDQ at 2.5V

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|---|---------------------|------|-----------------------------|------------|
| Vdd | Core Supply Voltage | 3.15 | 3.3 | 3.45 | V |
| VDDQ | I/O Supply Voltage ⁽³⁾ | 2.4 | 2.5 | 2.6 | V |
| Vss | Ground | 0 | 0 | 0 | ۷ |
| Vн | Input High Voltage ⁽³⁾ (Address & Control Inputs) | 1.7 | - | Vddq + 100mV ⁽²⁾ | V |
| V⊮ | Input High Voltage - I/O ⁽³⁾ | 1.7 | - | $V_{DDQ} + 100 mV^{(2)}$ | V |
| VIL | Input Low Voltage | -0.5 ⁽¹⁾ | _ | 0.7 | V |
| | | | | 4 | 869 tbl 06 |

NOTES:

1. VIL \geq -1.5V for pulse width less than 10 ns.

2. VTERM must not exceed VDDQ + 100mV.

To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to Vss (0V), and VDDOX for that port must be supplied as indicated above.

Capacitance⁽¹⁾

$(TA = +25^{\circ}C, F = 1.0MHz) PQFP ONLY$

| Symbol | Parameter | Conditions | Max. | Unit | | | |
|---------------------|--------------------|------------|------|------|--|--|--|
| Cin | Input Capacitance | Vin = 0V | 8 | рF | | | |
| Cout ⁽²⁾ | Output Capacitance | Vout = 0V | 10.5 | pF | | | |
| 4869 tbl 08 | | | | | | | |

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. COUT also references CI/O.

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit | |
|-------------------------------|---|----------------------------|------|---|
| Vterm ⁽²⁾ (Vdd) | Vod Terminal Voltage with Respect to GND | -0.5 to + 4.6 | V | ľ |
| TBIAS ⁽³⁾ | Temperature Under Bias | -55 to +125 | ٥C | 1 |
| Tstg | Storage Temperature | -65 to +150 | ٥C | |
| Тли | Junction Temperature | +150 | ٥C | |
| IOUT(For VDDQ = 3.3V) | DC Output Current | 50 | mA | 2 |
| IOUT(For VDDQ = 2.5V) | DC Output Current | 40 | mA | |

4869 tbl 05

Recommended DC Operating Conditions with VDDQ at 3.3V

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|---|---------|------|-----------------------------|------|
| Vdd | Core Supply Voltage | 3.15 | 3.3 | 3.45 | ۷ |
| VDDQ | I/O Supply Voltage ⁽³⁾ | 3.15 | 3.3 | 3.45 | ۷ |
| Vss | Ground | 0 | 0 | 0 | ۷ |
| Vih | Input High Voltage (Address & Control Inputs) ⁽³⁾ | 2.0 | | Vddq + 150mV ⁽²⁾ | V |
| Vн | Input High Voltage - I/O ⁽³⁾ | 2.0 | | Vdda + 150mV ⁽²⁾ | ۷ |
| VIL | Input Low Voltage | -0.3(1) | | 0.8 | ۷ |

NOTES:

1. VIL \geq -1.5V for pulse width less than 10 ns.

2. VTERM must not exceed VDDQ + 150mV.

 To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to Vob (3.3V), and Vobox for that port must be supplied as indicated above.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

| Grade | Ambient Temperature | GND | Vdd |
|------------|------------------------|-----|---------------------|
| Commercial | 0°C to +70°C | 0V | 3.3V <u>+</u> 150mV |
| Industrial | -40°C to +85°C | 0V | 3.3V <u>+</u> 150mV |
| | | | 4869 tbl 04 |

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ VDD + 150mV.
- Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 150mV)

| | | | 70V659 | /58/57S | |
|------------|--------------------------------------|---|--------|---------|------|
| Symbol | Parameter | Test Conditions | Min. | Мах. | Unit |
| Lu | Input Leakage Current ⁽¹⁾ | $V_{DDQ} = Max., V_{IN} = 0V$ to V_{DDQ} | | 10 | μA |
| ILO | Output Leakage Current | \overline{CE}_0 = VIH or CE1 = VIL, VOUT = 0V to VDDQ | - | 10 | μA |
| Vol (3.3V) | Output Low Voltage ⁽²⁾ | IOL = +4mA, $VDDQ = Min$. | | 0.4 | V |
| Voн (3.3V) | Output High Voltage ⁽²⁾ | Ioh = -4mA, VDDQ = Min. | 2.4 | | V |
| Vol (2.5V) | Output Low Voltage ⁽²⁾ | IOL = +2mA, $VDDQ = Min$. | | 0.4 | V |
| Voн (2.5V) | Output High Voltage ⁽²⁾ | Ioh = -2mA, VDDQ = Min. | 2.0 | _ | V |

NOTE:

1. At VDD \leq - 2.0V input leakages are undefined.

2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.6 for details.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ (VDD = $3.3V \pm 150$ mV)

| | | | Manadana | | | | 70V659/58/57S10 Com'l Only | | 70V659/58/57S12 Com'l & Ind | | 70V659/58/57S15 Com'l & Ind | | |
|---------------|--|--|----------|---------|-----|------|-------------------------------|------|-----------------------------------|------|-----------------------------------|--|--|
| Symbol | Parameter | Test Condition | Versio | Version | | Max. | Тур. ⁽⁴⁾ | Мах. | Тур. ⁽⁴⁾ | Max. | Unit | | |
| IDD | Dynamic Operating Current (Both | CEL and CER= VIL, Outputs Disabled | COM'L | S | 340 | 500 | 315 | 465 | 300 | 440 | mA | | |
| | Ports Active) | $f = fMAX^{(1)}$ | IND | S | | | 365 | 515 | 350 | 490 | | | |
| ISB1 | Standby Current (Both Ports - TTL | $\overline{CE}L = \overline{CE}R = VIH$ f = fMAX ⁽¹⁾ | COM'L | S | 115 | 165 | 90 | 125 | 75 | 100 | mA | | |
| | Level Inputs) | | IND | S | | | 115 | 150 | 100 | 125 | | | |
| ISB2 | Standby Current (One Port - TTL | $\overline{CE}^{"}A^{"} = VIL and \overline{CE}^{"}B^{"} = VIH^{(5)}$ Active Port Outputs Disabled, | COM'L | S | 225 | 340 | 200 | 325 | 175 | 315 | mA | | |
| | Level Inputs) | f=fMAX ⁽¹⁾ | IND | S | | | 225 | 365 | 200 | 350 | | | |
| ISB3 | Full Standby Current (Both Ports - CMOS | Both Ports CEL and CER ≥ VDDQ - 0.2V, | COM'L | S | 3 | 15 | 3 | 15 | 3 | 15 | mA | | |
| | Level Inputs) | VIN \geq VDDQ - 0.2V or VIN \leq 0.2V, f = $0^{(2)}$ | IND | S | | | 6 | 15 | 6 | 15 | | | |
| ISB4 | Full Standby Current (One Port - CMOS | $\overline{CE}^{*}A^{*} \leq 0.2V \text{ and}$ $\overline{CE}^{*}B^{*} \geq VDDQ - 0.2V^{(5)}$ $VDV = VDDQ - 0.2V (5)$ | COM'L | S | 220 | 335 | 195 | 320 | 170 | 310 | mA | | |
| Level Inputs) | | buts) $ \begin{array}{ll} \mbox{VIN} \geq \mbox{VDDQ} \ - \ 0.2 \mbox{V} \ or \ \mbox{VIN} \leq \ 0.2 \mbox{V}, \\ \mbox{Active Port, Outputs Disabled,} \\ \mbox{f} = \ \mbox{fmAX}^{(1)} \end{array} $ | | S | _ | | 220 | 360 | 195 | 345 | | | |

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 120mA (Typ).

5. $\overline{CE}x = VIL$ means $\overline{CE}0x = VIL$ and CE1x = VIH


 $\overline{CE}x = VIH$ means $\overline{CE}ox = VIH$ or CE1x = VIL

 $\overline{CE}x \le 0.2V$ means $\overline{CE}ox \le 0.2V$ and $CE_{1X} \ge V_{DDQ} - 0.2V$

 $\overline{CE} x \geq V \text{DDQ}$ - 0.2V means $\overline{CE} \text{O} x \geq V \text{DDQ}$ - 0.2V or CE1x - 0.2V

"X" represents "L" for left port or "R" for right port.

4869 tbl 09



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁵⁾

| | | | 70V659/58/57S10 Com'l Only | | 70V659/58/57S12 Com'l & Ind | | 70V659/58/57S15 Com'l & Ind | |
|--------------|--|------|-------------------------------|------|-----------------------------------|------|-----------------------------------|------|
| Symbol | Parameter | Min. | Max. | Min. | Мах. | Min. | Мах. | Unit |
| READ CYCLE | | | | | | | | |
| trc | Read Cycle Time | 10 | | 12 | | 15 | | ns |
| taa | Address Access Time | | 10 | _ | 12 | - | 15 | ns |
| T ACE | Chip Enable Access Time ⁽³⁾ | | 10 | | 12 | - | 15 | ns |
| t ABE | Byte Enable Access Time ⁽³⁾ | | 5 | | 6 | _ | 7 | ns |
| taoe | Output Enable Access Time | | 5 | _ | 6 | _ | 7 | ns |
| toн | Output Hold from Address Change | 3 | | 3 | | 3 | _ | ns |
| tLZ | Output Low-Z Time ^(1,2) | 0 | | 0 | | 0 | _ | ns |
| tHZ | Output High-Z Time ^(1,2) | 0 | 4 | 0 | 6 | 0 | 8 | ns |
| tPU | Chip Enable to Power Up Time ⁽²⁾ | 0 | | 0 | | 0 | | ns |
| tPD | Chip Disable to Power Down Time ⁽²⁾ | | 10 | | 10 | | 15 | ns |
| tSOP | Semaphore Flag Update Pulse (OE or SEM) | | 4 | _ | 6 | | 8 | ns |
| İ SAA | Semaphore Address Access Time | 3 | 10 | 3 | 12 | 3 | 20 | ns |

4869 tbl 12

4869 tbl 13

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

| | | 70V659/58/57S10 Com'l Only | | 70V659/58/57S12 Com'l & Ind | | 70V659/58/57S15 Com'l & Ind | | |
|-------------|--|-------------------------------|------|-----------------------------------|------|-----------------------------------|------|------|
| Symbol | Parameter | Min. | Мах. | Min. | Мах. | Min. | Мах. | Unit |
| WRITE CYCLE | | | | | | | | |
| twc | Write Cycle Time | 10 | | 12 | | 15 | | ns |
| tew | Chip Enable to End-of-Write ⁽³⁾ | 8 | | 10 | | 12 | | ns |
| taw | Address Valid to End-of-Write | 8 | | 10 | _ | 12 | _ | ns |
| tas | Address Set-up Time ⁽³⁾ | 0 | - | 0 | - | 0 | | ns |
| twp | Write Pulse Width | 8 | - | 10 | - | 12 | | ns |
| twr | Write Recovery Time | 0 | | 0 | _ | 0 | _ | ns |
| tow | Data Valid to End-of-Write | 6 | | 8 | | 10 | | ns |
| tDH | Data Hold Time ⁽⁴⁾ | 0 | _ | 0 | | 0 | _ | ns |
| twz | Write Enable to Output in High-Z ^(1,2) | _ | 4 | | 4 | - | 4 | ns |
| tow | Output Active from End-of-Write ^(1,2,4) | 0 | | 0 | | 0 | | ns |
| tswrd | SEM Flag Write to Read Time | 5 | | 5 | | 5 | | ns |
| tsps | SEM Flag Contention Window | 5 | | 5 | | 5 | | ns |

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranted by device characterization, but is not production tested. 3. To access RAM, \overline{CE} = VIL and \overline{SEM} = VIH. To access semaphore, \overline{CE} = VIH and \overline{SEM} = VIL. Either condition must be valid for the entire tew time.

4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

5. These values are valid regardless of the power supply level selected for I/O and control signals (3.3V/2.5V). See page 6 for details.

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

tRC ADDR taa (4) $\mathsf{tACE}^{\,(4)}$ $\overline{\mathsf{CE}}^{(6)}$ taoe⁽⁴⁾ ŌĒ tabe⁽⁴⁾ BEn R/W tон $tLz^{(1)}$ VALID DATA⁽⁴⁾ DATAOUT tHZ⁽²⁾ BUSYOUT ⁻ tbdd ^(3,4) 4869 drw 06


Waveform of Read Cycles⁽⁵⁾

NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$, $\overline{\text{CE}}$ or $\overline{\text{BEn}}$.
- 2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} or \overline{BEn} .
- 3. tepp delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.


5. $\overline{\text{SEM}} = \text{VIH}.$

Timing of Power-Up Power-Down




Industrial and Commercial Temperature Ranges

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(1,5,8)




Timing Waveform of Write Cycle No. 2, CE Controlled Timing^(1,5)



- 1. $R\overline{W}$ or \overline{CE} or $\overline{BEn} = V_{H}$ during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a CE = VIL and a R/W = VIL for memory array writing cycle.
- 3. twe is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} = VIL during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} = VIH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp
- 9. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. tew must be met for either condition.

Industrial and Commercial Temperature Ranges

Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




NOTES:

1. $\overline{CE} = V_{IH}$ for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table). Refer also to Truth Table II for appropriate \overline{BE} controls.

2. "DATAOUT VALID" represents all I/O's (I/Oo - I/O35) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



- 1. DOR = DOL = VIL, $\overline{CE}L = \overline{CE}R = VIH$. Refer to Truth Table II for appropriate \overline{BE} controls.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
- 3. This parameter is measured from R/W*A* or SEM*A* going HIGH to R/W*B* or SEM*B* going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

| Cumhal | Decomotor | | 70V659/58/57S10 Com'l Only | | 70V659/58/57S12 Com'l & Ind | | 70V659/58/57S15 Com'l & Ind | |
|--------------|--|------|-------------------------------|------|-----------------------------------|------|-----------------------------------|-------------|
| Symbol | Parameter | Min. | Max. | Min. | Мах. | Min. | Max. | Unit |
| BUSY TIMING | (M/S=Viн) | | | • | | | • | |
| tBAA | BUSY Access Time from Address Match | | 10 | | 12 | | 15 | ns |
| tbda | BUSY Disable Time from Address Not Matched | | 10 | | 12 | | 15 | ns |
| t BAC | BUSY Access Time from Chip Enable Low | | 10 | | 12 | | 15 | ns |
| tbdc | BUSY Disable Time from Chip Enable High | | 10 | | 12 | | 15 | ns |
| taps | Arbitration Priority Set-up Time ⁽²⁾ | 5 | | 5 | | 5 | | ns |
| tBDD | BUSY Disable to Valid Data ⁽³⁾ | | 10 | | 12 | | 15 | ns |
| twн | Write Hold After BUSY ⁽⁵⁾ | 8 | | 10 | | 12 | | ns |
| BUSY TIMING | (M/Ś=VIL) | | - | - | | - | - | |
| twв | BUSY Input to Write ⁽⁴⁾ | 0 | _ | 0 | | 0 | _ | ns |
| twн | Write Hold After BUSY ⁽⁵⁾ | 8 | | 10 | | 12 | | ns |
| PORT-TO-POR | T DELAY TIMING | | - | | | - | | |
| twdd | Write Pulse to Data Delay ⁽¹⁾ | | 22 | | 25 | | 30 | ns |
| todd | Write Data Valid to Read Data Delay ⁽¹⁾ | | 20 | | 22 | | 25 | ns |
| | • | • | - | - | | - | - | 4869 tbl 14 |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VI-)".


2. To ensure that the earlier of the two ports wins.

3. tBDD is a calculated parameter and is the greater of the Max. spec, twDD - twp (actual), or tDDD - tDw (actual).

4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".

5. To ensure that a write cycle is completed on port "B" after contention on port "A".

Timing Waveform of Write with Port-to-Port Read and **BUSY** $(M/S = VIH)^{(2,4,5)}$




4869 drw 12

NOTES:


- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = VIL$ (SLAVE).
- $2. \quad \overline{CE}_L = \overline{CE}_R = VIL.$
- 3. $\overline{OE} = VIL$ for the reading port.
- 4. If M/S = VIL (slave), BUSY is an input. Then for this example BUSY A" = VIH and BUSY B" input is shown above.
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

Timing Waveform of Write with **BUSY** (M/ \overline{S} = VIL)




- 1. two must be met for both $\overline{\text{BUSY}}$ input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.
- 3. twb is only for the 'slave' version.

Waveform of **BUSY** Arbitration Controlled by \overline{CE} Timing (M/ \overline{S} = VIH)⁽¹⁾



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing $(M/\overline{S} = VIH)^{(1)}$




NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

| | | | 58/57S10 'I Only | Co | 58/57S12 m'l Ind | Co | 58/57S15 m'l Ind | |
|-------------|----------------------|------|---------------------|------|------------------------|------|------------------------|------|
| Symbol | Parameter | Min. | Мах. | Min. | Мах. | Min. | Мах. | Unit |
| INTERRUPT T | IMING | | | | | | | |
| tas | Address Set-up Time | 0 | - | 0 | | 0 | | ns |
| twr | Write Recovery Time | 0 | _ | 0 | _ | 0 | | ns |
| tins | Interrupt Set Time | _ | 10 | | 12 | _ | 15 | ns |
| tinr | Interrupt Reset Time | | 10 | | 12 | _ | 15 | ns |



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. Refer to Interrupt Truth Table.

- 3. Timing depends on which enable signal (\overline{CE} or $\overline{R/W}$) is asserted last. 4. Timing depends on which enable signal (\overline{CE} or $\overline{R/W}$) is de-asserted first.

| | | Left Port | | | | | Right Por | t | | |
|------|-------------|-----------|---------------------------|------------------|------|-----|-------------|---------------------------|------------------|-----------------------|
| R/₩L | <u>C</u> EL | | A16L-A0L ^(5,6) | ĪNTL | R/WR | CER | OE R | A16R-A0R ^(5,6) | ĪNTR | Function |
| L | L | Х | 1FFFF | Х | Х | Х | Х | Х | L ⁽²⁾ | Set Right INTR Flag |
| Х | Х | Х | Х | Х | Х | L | L | 1FFFF | H ⁽³⁾ | Reset Right INTR Flag |
| Х | Х | Х | Х | L ⁽³⁾ | L | L | Х | 1FFFE | Х | Set Left INTL Flag |
| Х | L | L | 1FFFE | H ⁽²⁾ | Х | Х | Х | Х | Х | Reset Left INTL Flag |

Truth Table III — Interrupt Flag^(1,4)

NOTES:

1. Assumes $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = VIH$.

2. If $\overline{\text{BUSY}}_{L} = \text{VIL}$, then no change.

3. If $\overline{\text{BUSY}}_{R} = \text{VIL}$, then no change.

- 4. INTL and INTR must be initialized at power-up.
- 5. A16x is a NC for IDT70V658, therefore Interrupt Addresses are FFFF and FFFE.

6. A16x and A15x are NC's for IDT70V657, therefore Interrupt Addresses are 7FFF and 7FFE.

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Truth Table IV — Address **BUSY** Arbitration

| | In | puts | Out | puts | |
|---|----|-------------------------------------|----------------------|------------------------------|------------------------------|
| | | Aol-A16l ⁽⁴⁾ Aor-A16r | BUSYL ⁽¹⁾ | BUSY R ⁽¹⁾ | Function |
| Х | Х | NO MATCH | Н | Н | Normal |
| Н | Х | MATCH | Н | Н | Normal |
| Х | Н | MATCH | Н | Н | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ⁽³⁾ |

NOTES:

4869 tbl 17

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V659/58/57 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.

2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.

Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

4. A16x is a NC for IDT70V658, therefore Address comparison will be for A0 - A15. Also, A16x and A15x are NC's for IDT70V657, therefore Address comparison will be for A0 - A14.

Truth Table V — Example of Semaphore Procurement Sequence^(1,2,3)

| Functions | Do - D35 Left | Do - D35 Right | Status |
|------------------------------------|---------------|----------------|--|
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V659/58/57.

2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O35). These eight semaphores are addressed by Ao - A2.

3. TE = VIH, SEM = VIL to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70V659/58/57 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V659/58/57 has an automatic power down feature controlled by \overline{CE} . The $\overline{CE}o$ and CE1 control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} = HIGH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location 1FFFE (HEX) (FFFE for IDT70V658 and 7FFE for IDT70V657), where a write is defined as $\overline{CER} = R/\overline{WR} = VIL$ per the Truth Table III. The left port clears the interrupt through access of address location 1FFFE (FFFE for IDT70V658 and 7FFE for IDT70V657) when $\overline{CEL} = \overline{OEL} = VIL$, R/\overline{W} is

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM

a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 1FFFF (HEX) (FFFF for IDT70V658 and 7FFF for IDT70V657) and to clear the interrupt flag (INTR), the right port must read the memory location 1FFFF (FFFF for IDT70V658 and 7FFF for IDT70V657). The message (36 bits) at 1FFFE (FFFE for IDT70V658 and 7FFE for IDT70V657) or 1FFFF (FFFF for IDT70V658 and 7FFF for IDT70V657) is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFFE (FFFE for IDT70V658 and 7FFF for IDT70V657) and 1FFFF (FFFF for IDT70V658 and 7FFF for IDT70V657) are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the BUSY logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW.

The BUSY outputs on the IDT70V659/58/57 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V659/58/57 RAMs.

NOTES:

1. A16 for IDT70V658.

2. A15 for IDT70V657.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V659/58/57 RAM array in width while using BUSY logic, one master part is used to decide which side of the RAMs array will receive a BUSY indication, and to output that indication. Any

number of slaves to be addressed in the same address range as the master use the BUSY signal as a write inhibit signal. Thus on the IDT70V659/58/ 57 RAM the BUSY pin is an output if the part is used as a master (M/S pin = VIH), and the BUSY pin is an input if the part used as a slave (M/S pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating $\overline{\text{BUSY}}$ on one side of the array and another master indicating $\overline{\text{BUSY}}$ on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration on a master is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a BUSY flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V659/58/57 is an extremely fast Dual-Port 128/64/32K x 36 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected.

Systems which can best use the IDT70V659/58/57 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V659/58/ 57s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V659/58/57 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very highspeed systems.

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V659/58/57 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{CE} , R/W and \overline{BE} o) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.


When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM, BEn) and output enable (OE) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or OE) to go inactive or the output will never change. However, during reads BEn functions only as an output for semaphore. It does not have any influence on the semaphore control logic.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore

request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.






The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

JTAG Timing Specifications



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS, and TRST.
- 2. Device outputs = All device outputs except TDO.

| Symbol | Parameter | Min. | Мах. | Units |
|--------|-------------------------|------|------|-------|
| tucyc | JTAG Clock Input Period | 100 | | ns |
| tıсн | JTAG Clock HIGH | 40 | _ | ns |
| tici | JTAG Clock Low | 40 | | ns |
| UR | JTAG Clock Rise Time | | 3(1) | ns |
| ₩F | JTAG Clock Fall Time | | 3(1) | ns |
| URST | JTAG Reset | 50 | | ns |
| tursr | JTAG Reset Recovery | 50 | | ns |
| tucd | JTAG Data Output | | 25 | ns |
| tudc | JTAG Data Output Hold | 0 | | ns |
| tıs | JTAG Setup | 15 | | ns |
| Uн | JTAG Hold | 15 | | ns |

JTAG AC Electrical Characteristics^(1,2,3,4)

NOTES:

1. Guaranteed by design.

- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Industrial and Commercial Temperature Ranges

Identification Register Definitions

| Instruction Field | Value | Description |
|-----------------------------------|----------------------|--|
| Revision Number (31:28) | 0x0 | Reserved for version number |
| IDT Device ID (27:12) | 0x303 ⁽¹⁾ | Defines IDT part number |
| IDT JEDEC ID (11:1) | 0x33 | Allows unique identification of device vendor as IDT |
| ID Register Indicator Bit (Bit 0) | 1 | Indicates the presence of an ID register |

NOTE:

1. Device ID for IDT70V658 is 0x30B. Device ID for IDT70V657 is 0x323.

Scan Register Sizes

| Register Name | Bit Size |
|----------------------|----------|
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| Identification (IDR) | 32 |
| Boundary Scan (BSR) | Note (3) |

4869 tbl 21

System Interface Parameters

| Instruction | Code | Description |
|----------------|-----------------|--|
| EXTEST | 0000 | Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO. |
| BYPASS | 1111 | Places the bypass register (BYR) between TDI and TDO. |
| IDCODE | 0010 | Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO. |
| HIGHZ | 0100 | Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state. |
| CLAMP | 0011 | Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO. |
| SAMPLE/PRELOAD | 0001 | Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI. |
| RESERVED | All other codes | Several combinations are reserved. Do not use codes other than those identified above. |

NOTES:

1. Device outputs = All device outputs except TDO.


2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

4869 tbl 20

High-Speed 3.3V 128/64/32K x 36 Asynchronous Dual-Port Static RAM

Ordering Information



Notes:

1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.

2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Datasheet Document History:

| 8/11/00: Page 6, 13 & 20 Inserted additional BEn information 6/20/01: Page 14 Increased BUSY TIMING parameters tBDA, tBAC, tBDC and tBDD for all speeds Page 21 Changed maximum value for JTAG AC Electrical Characteristics for tJCD from 20ns to 25ns 12/17/01: Page 2, 3 & 4 Added date revision for pin configurations Page 8, 10, 14 & 16 Removed I-temp 15ns speed from DC & AC Electrical Characteristics Page 23 Removed I-temp 15ns speed from ordering information Added I-temp footnote Page 1 & 23 Replaced TM logo with ® logo 03/19/04: Consolidated multiple devices into one data sheet Removed "Preliminary" Status 03/22/05: Page 1 Added green availability to features | 6/2/00: | Initial Public Offering |
|--|-----------|---|
| Page 21 Changed maximum value for JTAG AC Electrical Characteristics for t_{JCD} from 20ns to 25ns 12/17/01: Page 2, 3 & 4 Added date revision for pin configurations Page 8, 10, 14 & 16 Removed I-temp 15ns speed from DC & AC Electrical Characteristics Page 23 Removed I-temp 15ns speed from ordering information Added I-temp footnote Page 1 & 23 Replaced TM logo with [®] logo 03/19/04: Consolidated multiple devices into one data sheet Removed "Preliminary" Status | 8/11/00: | Page 6, 13 & 20 Inserted additional BEn information |
| 12/17/01: Page 2, 3 & 4 Added date revision for pin configurations Page 8, 10, 14 & 16 Removed I-temp 15ns speed from DC & AC Electrical Characteristics Page 23 Removed I-temp 15ns speed from ordering information Added I-temp footnote Page 1 & 23 Replaced TM logo with ® logo 03/19/04: Consolidated multiple devices into one data sheet Removed "Preliminary" Status | 6/20/01: | Page 14 Increased BUSY TIMING parameters tBDA, tBAC, tBDC and tBDD for all speeds |
| Page 8, 10, 14 & 16 Removed I-temp 15ns speed from DC & AC Electrical Characteristics Page 23 Removed I-temp 15ns speed from ordering information Added I-temp footnote Page 1 & 23 Replaced TM logo with ® logo 03/19/04: Consolidated multiple devices into one data sheet Removed "Preliminary" Status | | Page 21 Changed maximum value for JTAG AC Electrical Characteristics for tucb from 20ns to 25ns |
| Page 23 Removed I-temp 15ns speed from ordering information Added I-temp footnote Page 1 & 23 Replaced TM logo with ® logo 03/19/04: Consolidated multiple devices into one data sheet Removed "Preliminary" Status | 12/17/01: | Page 2, 3 & 4 Added date revision for pin configurations |
| Added I-temp footnote Page 1 & 23 Replaced TM logo with ® logo 03/19/04: Consolidated multiple devices into one data sheet Removed "Preliminary" Status | | Page 8, 10, 14 & 16 Removed I-temp 15ns speed from DC & AC Electrical Characteristics |
| Page 1 & 23 Replaced TM logo with [®] logo 03/19/04: Consolidated multiple devices into one data sheet Removed "Preliminary" Status | | Page 23 Removed I-temp 15ns speed from ordering information |
| 03/19/04: Consolidated multiple devices into one data sheet Removed "Preliminary" Status | | Added I-temp footnote |
| Removed "Preliminary" Status | | |
| 5 | 03/19/04: | Consolidated multiple devices into one data sheet |
| 03/22/05: Page 1 Added green availability to features | | Removed "Preliminary" Status |
| | 03/22/05: | Page 1 Added green availability to features |
| Page 24 Added green indicator to ordering information | | Page 24 Added green indicator to ordering information |
| Page 1 & 24 Replaced old IDT тм with new IDT тм logo | | Page 1 & 24 Replaced old IDT TM with new IDT TM logo |
| 07/25/08: Page 9 Corrected a typo in the DC Chars table | 07/25/08: | Page 9 Corrected a typo in the DC Chars table |
| | 10/23/08: | Page 24 Removed "IDT" from orderable part number |
| 6 51 | 10/23/08: | Page 24 Removed "IDT" from orderable part number |



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com *for Tech Support:* 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.